- Hem
- Böcker
- Kurslitteratur
- Teknik, Industri & IT
- Guide to Computer Processor Architecture (häftad, eng)
Guide to Computer Processor Architecture (häftad, eng)
This unique, accessible textbook presents a succession of implementations of the open-source RISC-V processor. Implementations are offered...
659 kr
705 kr
Bara 2 kvar
Skickas inom 2-3 vardagar
- Fri frakt
Fri frakt över 299:-
Snabb leverans
Alltid låga priser
Produktbeskrivning
This unique, accessible textbook presents a succession of implementations of the open-source RISC-V processor. Implementations are offered in increasing difficulty (non-pipelined, pipelined, deeply pipelined, multi-threaded, multicore). Each implementation is shown as a High-Level Synthesis (HLS) code in C++. This facilitates synthesis and testing on an FPGA-based development board (Such a board can be freely obtained from the Xilinx University Program targeting university professors).
The book can be useful for several reasons. First, it is a novel way to introduce computer architecture: The codes given can serve as labs for a processor architecture course. Second, the book content is based on the RISC-V Instruction Set Architecture, which is an open-source machine language promising to become the main machine language to be taught, replacing DLX and MIPS.
Third, all the designs are implemented through the HLS tool, which is able to translate a C program into an intellectual property (IP). Lastly, HLS will become the new standard for IP implementations, replacing Verilog/VHDL; already there are job positions tied to HLS, with the argument of rapid IP development.
Hence, in addition to offering undergraduates a firm introduction, the textbook/guide can also serve engineers willing to implement processors on FPGA, as well as researchers willing to develop RISC-V based hardware simulators. Bernard Goossens is Professor in the Faculty of Sciences at the Université de Perpignan, France. He is author of the French-language book from Springer, Architecture et microarchitecture des processeurs, 2002.
The book can be useful for several reasons. First, it is a novel way to introduce computer architecture: The codes given can serve as labs for a processor architecture course. Second, the book content is based on the RISC-V Instruction Set Architecture, which is an open-source machine language promising to become the main machine language to be taught, replacing DLX and MIPS.
Third, all the designs are implemented through the HLS tool, which is able to translate a C program into an intellectual property (IP). Lastly, HLS will become the new standard for IP implementations, replacing Verilog/VHDL; already there are job positions tied to HLS, with the argument of rapid IP development.
Hence, in addition to offering undergraduates a firm introduction, the textbook/guide can also serve engineers willing to implement processors on FPGA, as well as researchers willing to develop RISC-V based hardware simulators. Bernard Goossens is Professor in the Faculty of Sciences at the Université de Perpignan, France. He is author of the French-language book from Springer, Architecture et microarchitecture des processeurs, 2002.
Format | Häftad |
Omfång | 439 sidor |
Språk | Engelska |
Förlag | Springer International Publishing AG |
Utgivningsdatum | 2023-01-26 |
ISBN | 9783031180224 |
Specifikation
Böcker
- Häftad, 439, Engelska, Springer International Publishing AG, 2023-01-26, 9783031180224
Leverans
Vi erbjuder flera smidiga leveransalternativ beroende på ditt postnummer, såsom Budbee Box, Early Bird, Instabox och DB Schenker. Vid köp över 299 kr är leveransen kostnadsfri, annars tillkommer en fraktavgift från 29 kr. Välj det alternativ som passar dig bäst för en bekväm leverans.
Betalning
Du kan betala tryggt och enkelt via Avarda med flera alternativ: Swish för snabb betalning, kortbetalning med VISA eller MasterCard, faktura med 30 dagars betalningstid, eller konto för flexibel delbetalning.
Specifikation
Det finns tyvärr inga specifikationer att visa för denna produkt.